#Hiring #IP & #SOC #Verification Engineers
Experience: 1.5+ years(Relevant Experience- Excluding internships & trainings)
Notice Period: Immediate to 1 Month
Location: #Bangalore/ #Noida/ #Hyderabad/ #Pune
Interested candidates can share their resume at, medha.gaur@truechip.net
Experience: 1.5+ years(Relevant Experience- Excluding internships & trainings)
Notice Period: Immediate to 1 Month
Location: #Bangalore/ #Noida/ #Hyderabad/ #Pune
Interested candidates can share their resume at, medha.gaur@truechip.net
SocBridge is hiring for Embedded Software Engineers.
Skills: Strong C, C++, Microcontrollers
Experience:0-3yrs(trained freshers or experienced candidates only)
Interested candidates can share your profiles to careers.embedded@socbridgesemi.com
https://bit.ly/32XrEVt
Subscribe to our YouTube channel for VLSI and Embedded videos β€οΈ
Skills: Strong C, C++, Microcontrollers
Experience:0-3yrs(trained freshers or experienced candidates only)
Interested candidates can share your profiles to careers.embedded@socbridgesemi.com
https://bit.ly/32XrEVt
Subscribe to our YouTube channel for VLSI and Embedded videos β€οΈ
Tata Power is hiring
Position: Lead Engineer
π Apply: https://bit.ly/3upcBQx
π All the best.
π https://bit.ly/32XrEVt
Subscribe to our YouTube channel for VLSI and Embedded videos
π€ Share with your friends & colleagues
Position: Lead Engineer
π Apply: https://bit.ly/3upcBQx
π All the best.
π https://bit.ly/32XrEVt
Subscribe to our YouTube channel for VLSI and Embedded videos
π€ Share with your friends & colleagues
New video out like share and subscribe π
HTC Global Services hiring #Freshers
Role : #Developer
Designation: Programmer Analyst Trainee
Email Id: Joseline.Raveendran@htcindia.com
Interested candidates send your scanned docs of your 10th & 12th marks sheet, Consolidated mark sheet, Aadhaar card and
Job description:
- Good understanding on Java,SQL and other technical concepts.
- Be a strong team player and collaborate to ensure success of the team.
- Excellent written and verbal communication skills.
- Manage multiple project and personal priorities simultaneously.
Eligibility criteria:
Year of passing-2018,2019 & 2020
Age-Below 25 yrs
Qualification- B.E, B.tech
computer science, ECE, EEE, IT, BCA, MCA,
B.sc
computer science, Electronics, Mathematics, Physics, Statistics, Information science, Information technology.
CTC-3 lakhs per annum
Role : #Developer
Designation: Programmer Analyst Trainee
Email Id: Joseline.Raveendran@htcindia.com
Interested candidates send your scanned docs of your 10th & 12th marks sheet, Consolidated mark sheet, Aadhaar card and
Job description:
- Good understanding on Java,SQL and other technical concepts.
- Be a strong team player and collaborate to ensure success of the team.
- Excellent written and verbal communication skills.
- Manage multiple project and personal priorities simultaneously.
Eligibility criteria:
Year of passing-2018,2019 & 2020
Age-Below 25 yrs
Qualification- B.E, B.tech
computer science, ECE, EEE, IT, BCA, MCA,
B.sc
computer science, Electronics, Mathematics, Physics, Statistics, Information science, Information technology.
CTC-3 lakhs per annum
Hello Connections,
Greetings from Mirafra Technologies!!
Currently we are looking for #DFT_Engineers with 1+ Years of experience.
Notice period - 30 Days or less
Please share your resume to kavyashree@mirafra.com
Greetings from Mirafra Technologies!!
Currently we are looking for #DFT_Engineers with 1+ Years of experience.
Notice period - 30 Days or less
Please share your resume to kavyashree@mirafra.com
Excellent Opportunity For #M.Tech #Trained #Freshers For #Noida Location :
1: #RTL Design Engineer
2: #Verification Engineer
3: #DFT Engineer
4: #Embedded Engineer ( #Preferred if you are in #North Location only)
5: #Physical Design Engineers (Preferred if you are in #North Location only) Please share your resume on madhuri.tomar@incise.in
1: #RTL Design Engineer
2: #Verification Engineer
3: #DFT Engineer
4: #Embedded Engineer ( #Preferred if you are in #North Location only)
5: #Physical Design Engineers (Preferred if you are in #North Location only) Please share your resume on madhuri.tomar@incise.in
New video out π
like share and subscribe π
like share and subscribe π
New video out π₯
Opening at Mentor Graphics (SIEMENS EDA), Noida location only.
Job Description:
Develop transactors for functional verification of RTL design which includes functional specification research, architecture design, implement design using C++ and System Verilog, Creating test cases in SystemVerilog, SystemC, and create UVM environment.
Eligible Candidates:
Skills: Strong Knowledge of Verilog/SystemVerilog, C++, UVM
Experience: At lease 1yr of experience in writing Verilog/SystemVerilog/UVM.
Very good problem solving skills.
Preferred qualification:
Knowledge of any of the hardware protocols: MIPI protocols (I3C, CSI, DSI etc.), Display Protocols (DP, eDP, HDMI), USB, UART, AMBA, AXI etc.
Please share your resume to nikhil_dave@mentor.com
Please share your resume only if you have a strong hold on Verilog/SystemVerilog/UVM. π https://bit.ly/32XrEVt
Subscribe to our YouTube channel for VLSI and Embedded videos
π€ Share with your friends & colleagues
Job Description:
Develop transactors for functional verification of RTL design which includes functional specification research, architecture design, implement design using C++ and System Verilog, Creating test cases in SystemVerilog, SystemC, and create UVM environment.
Eligible Candidates:
Skills: Strong Knowledge of Verilog/SystemVerilog, C++, UVM
Experience: At lease 1yr of experience in writing Verilog/SystemVerilog/UVM.
Very good problem solving skills.
Preferred qualification:
Knowledge of any of the hardware protocols: MIPI protocols (I3C, CSI, DSI etc.), Display Protocols (DP, eDP, HDMI), USB, UART, AMBA, AXI etc.
Please share your resume to nikhil_dave@mentor.com
Please share your resume only if you have a strong hold on Verilog/SystemVerilog/UVM. π https://bit.ly/32XrEVt
Subscribe to our YouTube channel for VLSI and Embedded videos
π€ Share with your friends & colleagues