Electronics Geek | VLSI & Electronics Jobs
18K subscribers
1.03K photos
4 videos
6 files
1.36K links
๐Ÿ“Œ Daily VLSI & core electronics jobs
๐ŸŽฏ Interview tips, quizzes & live sessions with industry engineers
๐ŸŽ“ Mock interviews & batches: topmate.io/electronics_geek
โ–ถ๏ธ youtube.com/@electronicsgeek
Download Telegram
#Hiring #IP & #SOC #Verification Engineers
Experience: 1.5+ years(Relevant Experience- Excluding internships & trainings)
Notice Period: Immediate to 1 Month
Location: #Bangalore/ #Noida/ #Hyderabad/ #Pune
Interested candidates can share their resume at, medha.gaur@truechip.net
BITSILICA is organizing a Mega Walk in Drive in #Hyderabad location

Interested Engineers can register with the below link
https://forms.gle/7L7CG6t5SzN4qkit7
on or before 25th July 2024.
or can share the cv to mohisin.s@bitsilica.com
๐Ÿ‘4
MosChipยฎ is looking to hire an IP/NVMe Verification Engineer in hashtag#Bangalore and hashtag#Hyderabad. If you have a notice period of immediate to 30 days, this could be the opportunity for you!

What Weโ€™re Seeking:
- Proficiency in NVMe Protocol understanding.
- Ability to develop verification environments and test cases.
- Hands-on experience in NVMe subsystem verification.
- Expertise in defining verification scopes, creating test plans, and developing test scenarios for the NVMe subsystem.
- Proficiency in SystemVerilog, UVM, or similar verification methodologies.
- Experience in test plan development and execution.

To apply, send your resume to venkata.rapaka@moschip.com. Join us in shaping the future of IP/NVMe verification!
๐Ÿ‘4
MosChipยฎ is looking to hire an IP/NVMe Verification Engineer in hashtag#Bangalore and hashtag#Hyderabad. If you have a notice period of immediate to 30 days, this could be the opportunity for you!

What Weโ€™re Seeking:
- Proficiency in NVMe Protocol understanding.
- Ability to develop verification environments and test cases.
- Hands-on experience in NVMe subsystem verification.
- Expertise in defining verification scopes, creating test plans, and developing test scenarios for the NVMe subsystem.
- Proficiency in SystemVerilog, UVM, or similar verification methodologies.
- Experience in test plan development and execution.

To apply, send your resume to venkata.rapaka@moschip.com. Join us in shaping the future of IP/NVMe verification!

hashtag#JobOpening hashtag#Engineering hashtag#VerificationEngineer hashtag#ApplyNow