๐ Weโre Hiring: Physical Verification Engineer
๐ Location: Bangalore
๐ผ Experience: 0โ3 Years
๐ Notice Period: Immediate to 1 Month
Are you passionate about VLSI and eager to begin your journey in Physical Verification?
Weโre looking for talented engineers with hands-on experience in Innovus to join our dynamic team!
๐ Key Responsibilities:
๐ธ Run Design Rule Checking (DRC) using industry-standard tools and collaborate with layout designers to resolve issues.
๐ธ Perform Layout vs. Schematic (LVS) checks to ensure design accuracy.
๐ธ Conduct Electrical Rule Checking (ERC) to verify electrical integrity.
๐ธ Work on Design for Manufacturing (DFM) and Process Technology Calibration.
๐ธ Implement Resolution Enhancement Techniques (RET) and Fill Insertion.
๐ธ Handle Multi-patterning, Hotspot Analysis, and Post-processing simulations.
๐ธ Collaborate with process integration teams for smooth fabrication integration.
๐ธ Maintain detailed documentation of verification processes and methodologies..
โจ Good to have
๐ธExperience with Cadence Innovus tool is mandatory.
If youโre ready to grow your career in the semiconductor domain, weโd love to hear from you!
๐ฉ Interested candidates can share their resume at - pranjali@digicomm.org
๐ Location: Bangalore
๐ผ Experience: 0โ3 Years
๐ Notice Period: Immediate to 1 Month
Are you passionate about VLSI and eager to begin your journey in Physical Verification?
Weโre looking for talented engineers with hands-on experience in Innovus to join our dynamic team!
๐ Key Responsibilities:
๐ธ Run Design Rule Checking (DRC) using industry-standard tools and collaborate with layout designers to resolve issues.
๐ธ Perform Layout vs. Schematic (LVS) checks to ensure design accuracy.
๐ธ Conduct Electrical Rule Checking (ERC) to verify electrical integrity.
๐ธ Work on Design for Manufacturing (DFM) and Process Technology Calibration.
๐ธ Implement Resolution Enhancement Techniques (RET) and Fill Insertion.
๐ธ Handle Multi-patterning, Hotspot Analysis, and Post-processing simulations.
๐ธ Collaborate with process integration teams for smooth fabrication integration.
๐ธ Maintain detailed documentation of verification processes and methodologies..
โจ Good to have
๐ธExperience with Cadence Innovus tool is mandatory.
If youโre ready to grow your career in the semiconductor domain, weโd love to hear from you!
๐ฉ Interested candidates can share their resume at - pranjali@digicomm.org
โค4
Live stream scheduled for
Hi Guys, How are you doing?
Letโs connect today for a Q & A Voice Chat session at 9:30 PM
https://t.me/electronicsgeekchannel?livestream=0def0104bfa3981630
Letโs connect today for a Q & A Voice Chat session at 9:30 PM
https://t.me/electronicsgeekchannel?livestream=0def0104bfa3981630
Telegram
Electronics Geek | Electrical and Electronics Job Updates / VLSI / embedded
๐Community of Electrical and Electronics Engineers
๐ Daily Job Updates and Tips, Tricks, Tutorials & Quizzes
โค๏ธVisit๐
https://www.youtube.com/@electronicsgeek
Website ๐
https://electronics-geek.com/
๐ Daily Job Updates and Tips, Tricks, Tutorials & Quizzes
โค๏ธVisit๐
https://www.youtube.com/@electronicsgeek
Website ๐
https://electronics-geek.com/
โค3
Live stream finished (52 minutes)
7Rays Semiconductors is hiring hashtag#DesignVerification Engineers!
We are looking for professionals with 4 -10 years of experience and a strong background in hashtag#SystemVerilog and hashtag#UVM to join our dynamic verification team.
Proficiency in hashtag#SystemVerilog and hashtag#UVM methodology Develop and maintain hashtag#testbenches and hashtag#testcases using hashtag#SystemVerilog and hashtag#UVM Perform hashtag#functionalverification of complex digital designs
Strong debugging and problem-solving skills
Good understanding of verification concepts and hashtag#testplan development
Collaborate with design and architecture teams to ensure comprehensive verification coverage
๐ฉ Interested engineers can share their updated resumes at sridhar.jv@7rayssemi.com
We are looking for professionals with 4 -10 years of experience and a strong background in hashtag#SystemVerilog and hashtag#UVM to join our dynamic verification team.
Proficiency in hashtag#SystemVerilog and hashtag#UVM methodology Develop and maintain hashtag#testbenches and hashtag#testcases using hashtag#SystemVerilog and hashtag#UVM Perform hashtag#functionalverification of complex digital designs
Strong debugging and problem-solving skills
Good understanding of verification concepts and hashtag#testplan development
Collaborate with design and architecture teams to ensure comprehensive verification coverage
๐ฉ Interested engineers can share their updated resumes at sridhar.jv@7rayssemi.com
โค6
The scariest part of pursuing your goals isn't starting, it's continuing when nothing is working
โค14
Adani Group Hiring Electrical Engineer
https://www.adani.com/Opportunity/?utm_source=linkedin&utm_medium=jobboard#en/sites/CX_2029/job/34712
https://www.adani.com/Opportunity/?utm_source=linkedin&utm_medium=jobboard#en/sites/CX_2029/job/34712
Radiant Semiconductors is Hiring for hashtag#VLSI hashtag#Talent hashtag#Acquisition hashtag#HR Role
Exp Level: 0-4y
Location: Bangalore / Hyderabad
Anybody interested or has any references can share profile to rajuprasad@radiantsemi.com
Exp Level: 0-4y
Location: Bangalore / Hyderabad
Anybody interested or has any references can share profile to rajuprasad@radiantsemi.com
โค2